On Video Formats
|
In the near future the camera's video stream will be transferred onto a computer via USB 3.0 and written to a file on disk there. The likely format being used then is a raw 12 bit image sensor dump with only small focus on adding metadata for post-processing. While this is absolutely adequate for the current development phase, there may be demand for a post-processing oriented container format.
|
There's a thread in the labs that's part of this year's GSoC but feel free to contribute directly through programming or with ideas/information.
|
|
|
|
Bidirectional Packet Protocol for FPGA Communication
|
The AXIOM Beta features two Lattice MachXO2 in addition to the Xilinx ZYNQ SoC which act as routing fabrics and extend the limited IOs from the main FPGA. The MachXO2s are connected via a single LVDS pair and share a common clock
with the ZYNQ. A Packet Protocol is required to utilize the bandwidth and support various bus protocols on the Lattice FPGAs (I2C, SPI, GPIO ...)
|
|
|
|
Linux Kernel Driver
|
The AXIOM Beta features an FTDI connected to the ZYNQ JTAG port and internal I2C bus. While the FTDI JTAG can be already used with OpenOCD, the I2C bus is missing kernel support.
|
Task 730 - Linux Kernel Driver for AXIOM Beta Debug Interface
|
|
|
|
USB3.0 Plugin Module
|
The AXIOM Beta will soon feature a USB 3.0 Plugin Module with a Lattice FPGA to transfer raw video data via USB. Immediate goals are to implement gearwork and communication interface, implement link training, and to simulate/test the interface and gearwork. HDL and SERDES Know-how required.
|
To correspond, a PC-side receiver is reliant on the successful completion of this task.
|
|
|
|
|